

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
18 August 2005 (18.08.2005)

PCT

(10) International Publication Number
WO 2005/076367 A1

(51) International Patent Classification⁷: **H01L 29/786**,
27/12, G02F 1/1368

(21) International Application Number:
PCT/KR2005/000380

(22) International Filing Date: 7 February 2005 (07.02.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10-2004-0008346 9 February 2004 (09.02.2004) KR

(71) Applicant (for all designated States except US): **SAM-
SUNG ELECTRONICS CO., LTD.** [KR/KR]; 416, Mae-
tan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do, 442-742
(KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **RYU, Min-Seong**
[KR/KR]; Shinnamusi Jugong 5-danji Apt. 514-1602,
Yeongtong-dong, Paldal-gu, Suwon-si, Gyeonggi-do
442-727 (KR). **LEE, Yong-Uk** [KR/KR]; Yaksu Apt.

309, Jung-dong, Jungwon-gu, Seongnam-si, Gyeonggi-do,
464-896 (KR). **CHOI, Tae-Young** [KR/KR]; 301,
122-670, Jegi-dong, Dongdaemun-gu, Seoul 130-060
(KR). **KIM, Bo-Sung** [KR/KR]; 20th Fl, 474-20, Bangbae
2-dong, Seocho-gu, Seoul 137-819 (KR).

(74) Agent: **YOU ME PATENT AND LAW FIRM**; Seolim
Bldg., 649-10, Yoksam-dong, Kangnam-ku, Seoul 135-080
(KR).


(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG,
MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH,
PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,


[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF

A



B



(57) Abstract: The present invention provides a thin film transistor comprising: a substrate (110); a gate electrode (124) formed on the substrate; a gate insulating layer (140) covering the substrate and the gate electrode; a source electrode and a drain electrode (173, 175) formed on the gate insulating layer; a semiconductor layer (150) formed on the gate insulating layer, the source electrode and the drain electrode; and a passivation layer (180) covering the semiconductor layer, the source electrode, the drain electrode and the gate insulating layer, wherein at least one of the gate insulating layer and the passivation layer is made of Parylene.

WO 2005/076367 A1



FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO,
SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, ML, MR, NE, SN, TD, TG).

— *before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments*

Published:

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*